Abstract-In this paper we present an alternate way of making elastomer transistor stamps and high-mobility organic field-effect transistors. In particular, we have removed the need to prepare and use a silanised Si wafer for curing the stamps, and the need to handle a fragile micron-thickness polydimethylsiloxane (PDMS) film and laminate it, bubble free, against the PDMS transistor stamp. We find that despite the altered design, rougher PDMS surface, and lamination and measurement in air, we still achieve mobilities of order 10 cm 2 /Vs. Our device shows hole conduction with a threshold voltage of -9.1 V. This corresponds to a doping concentration of 1.4 10 10 cm 2 , likely due to gaseous species such as oxygen adsorbed at the rubrene/PDMS interface.
INTRODUCTION
The discovery of inherently conducting polymers by Chiang et al. [1] sparked intense international effort towards the development of 'plastic' electronic devices and integrated circuits for commercial applications [2] . Conducting polymers hold great promise for applications such as flexible displays, organic solar cells, radio frequency ID tags and electronic paper [3] . However, the low electrical mobility of conducting polymers compared to conventional semiconductors (e.g., Si) currently limits their potential for transistor applications [3, 4] . For many years, efforts to increase the carrier mobility in organic field-effect transistors (OFETs) have focused on improving the structural ordering at the molecular level, chiefly through designing polymers, such as regioregular poly (3-hexylthiophene) , that self-organize into well-ordered structures [5] . This approach has led to conducting polymer films with mobilities as high as 0.1 cm 2 /Vs -only an order of magnitude smaller than typically found in amorphous Si [6] .
While this approach provides increased mobility through short-range structural ordering, the chain length of conducting polymers limits their long-range order, and hence their mobility. Higher mobilities can generally be achieved using crystalline conjugated oligomers such as pentacene [4] . Organic transistors are traditionally produced using a SiO 2 on doped Si substrate as the insulator and gate respectively, with metallic source and drain contacts. Deposition of the oligomer film onto the substrate leads to polycrystalline films as growth spreads from various nucleation sites on the substrate surface. Additionally, contacts deposited before the film lead to defects in film growth, while the process of depositing contacts onto the film can lead to damage -both processes further reducing the resulting mobility. The present record mobility for oligomer-on-Si OFETs is of order 1 cm 2 /Vs.
An alternative approach, whereby even higher mobilities can be achieved, is to produce OFETs based on high-quality, freestanding organic molecular crystals [7] . Single organic molecular crystals of oligoacenes can be easily grown using the physical vapor growth technique pioneered by Laudise et al. [8] . The study of such devices has a colorful past -initial reports of mobilities as high as 10 6 cm 2 /Vs at low temperatures were retracted following one of the most significant scientific misconduct scandals of recent times [9] . Podzorov et al. produced the first working single-crystal oligoacene OFET in 2003, which had a mobility of ~ 8 cm 2 /Vs [10] . This device was fabricated on a freestanding rubrene single-crystal by thermally evaporating Ag source and drain contacts, depositing a parylene insulator by low temperature CVD, and finally thermally evaporating an Ag gate layer. The key lessons from this device were: (i) minimizing the damage caused to the crystal in device fabrication is important, particularly during deposition of the insulator as electrical conduction occurs at the crystal-insulator interface, and (ii) molecular crystals are very fragile and thus make a poor mechanical substrate for a transistor. A major advance was made by Sundar et al., who reported a record room temperature mobility of 15 cm 2 /Vs from OFETs produced by laminating a freestanding crystal against an elastomer (polydimethylsiloxane or PDMS) stamp containing the gate, insulator and source and drain contacts [11] . This approach solved the two key issues of previous devices by eliminating the multiple processing steps that contaminate and strain the fragile crystal, thereby keeping the interface between the crystal and dielectric as clean as possible. Recent research has also shown that laminated contacts to organic semiconductors provide contact resistances an order of magnitude lower than obtained by evaporating metal directly onto the organic semiconductor [12] .
The original method for making elastomeric transistor stamps [11] is somewhat complex and involves a number of steps that can limit the yield of working devices. In this paper, we discuss an alternative fabrication strategy for producing elastomer transistor stamps that requires fewer resources and processing steps without compromising the transport properties of the resulting OFETs. We demonstrate this by producing rubrene OFETs with room temperature mobilities of order 10 cm 2 /Vs, comparable to the best results achieved to date [11, 13] .
The paper is laid out as follows: In Section II-A we briefly summarise the existing technique used by Sundar et al. to produce elastomer stamps. We then introduce our alternate technique, compare it with Ref. [11] , and discuss some of the issues related to reliable device fabrication in Section II-B. In Section II-C we present the electronic properties of OFETs produced using our technique. Finally, in Section III we will review the key findings of our work.
II. ELASTOMER STAMP OFET FABRICATION
In this section we begin by briefly reviewing the method reported by Sundar et al. [11] for making OFETs with an elastomer stamp, prior to introducing our alternate technique.
A. Elastomer stamp method used by Sundar et al
Sundar et al. start by coating a cleaned Si wafer with a monolayer of CF 3 (CF 2 ) 6 (CH 2 ) 2 SiCl 3 to prevent the PDMS from sticking to the wafer. The elastomer stamp is produced by curing a thin layer of Sylgard 184 PDMS on the wafer. After the cured stamp is peeled away from the wafer, a 2 nm Ti / 30 nm Au / 3 nm Ti metal gate layer is deposited on it by thermal evaporation. A separate thin PDMS insulator layer is then prepared by spin-coating the silanized Si wafer with solventthinned PDMS. This second cured layer is ~3 m thick and is laminated over the gate layer on the stamp to form the gate insulator. Finally, the source and drain contacts, consisting of 2 nm Ti / 20 nm Au, are deposited on the insulator layer by thermal evaporation. The final step in making the transistor is laminating a rubrene crystal against the exposed source and drain contacts, forming a structure similar to that in Fig. 1(a) .
B. Our Alternate Fabrication Strategy
In principle, our approach is very similar to that of Sundar et al: our transistor stamp consists of a PDMS substrate onto which we deposit a Ti/Au gate layer, a thin PDMS gate insulator, and finally a set of Ti/Au source and drain contacts.
The resulting transistor stamp is laminated against a rubrene crystal to complete the OFET device as shown schematically in Fig. 1(a) . Our devices differ from those in [11] in the way that the various device elements are fabricated, as discussed below:
1) Preparation of the Substrate:
The elastomer stamp technique evolved from studies of soft lithography and microfluidics. The casting of PDMS layers against Si wafers provides the very flat, even surfaces important to achieving high resolution in soft lithography and good layer bonding in microfluidics. However, it was not clear that such flatness is essential in elastomer transistor stamps (our results in Section II-C confirm this), because this approach relies on the stamp surface deforming to achieve Van der Waals contact with the crystal surface, which is rougher than the Si wafer surface. Given this, we decided to abandon the use of a silanized Siwafer and seek a cheaper, simpler material for the casting process. Our use of teflon (polytetrafluoroethylene) for casting was motivated by the use of a heavily-fluorinated silane monolayer as a non-stick layer in [11] . We prepared casting 'chucks' by machining flat ends onto 2 cm lengths of 1" diameter teflon rod. We deposit a liberal amount of PDMS onto the chuck and allow it to cure at room temperature for 24 hours. This produces a relatively thick (~ 3 mm) substrate, as shown in Figs. 1 and 2 , which is easily peeled from the teflon chuck. The top surface of the cured PDMS substrate is very smooth, and suitable for use for devices. The roughness of this top layer is dependent on the cure time, which is usually reduced by curing on a hotplate [14] . Although the surface cured against the PTFE chuck is too rough for use in devices, this does not affect the devices discussed in this paper. to that shown in [15] .
2) Thermal evaporation of the Ti/Au gate layer: Sundar et al. deposit 2 nm Ti / 30 nm Au / 3 nm Ti as the gate layer (and 2nm Ti / 20 nm Au as the contacts) by thermal evaporation after briefly exposing the sample to a low power (~10W) O 2 plasma for several seconds. The aim of the Ti layers and O 2 plasma treatments are to improve the adhesion between metal and PDMS layers [11] . For our devices, we have found that the second Ti overlayer and the O 2 plasma treatments, although desirable, are not essential to the operation of our OFETs. Instead, there are two more important parameters affecting the electrical continuity, resistance and robustness of metal layers deposited on PDMS. The first is the thickness of Au used. We find that thicker layers are needed with our stamps, possibly due to the higher surface roughness of our PDMS/air cured interface than the PDMS/Si cured interface used in [11] . We used 3 nm Ti / 40 nm Au metal layers for both the gates and contacts in our devices.
The second and more important issue is managing the PDMS surface temperature during evaporation. Figure 2 (a-c) show photographs of three gate layers prepared during our development of this process step. Sample (a) was prepared initially with no consideration for sample-source separation, evaporation rate or sample cooling. The gate layer was not electrically continuous on this stamp, and we believe that the discolouration in Fig. 2(a) is due to the mixing of gold clusters into the PDMS, indicating that the evaporation process has led to significant softening or melting of the PDMS. By reducing the heat load on the sample, we no longer obtain samples like (a) and now obtain a mixed yield of samples similar to those shown in (b) and (c). In samples (b) and (c) there is no evidence of melting. Sample (c) represents the ideal case, where a flat, reflective and evenly colored gold layer is obtained giving a low electrical resistance ~10 -1000 . Sample (b) has a frosty, almost opalescent appearance, and showed either no electrical continuity or very high resistance > 10 M . We attribute the properties of sample (b) to the spontaneous formation of ripples due warming of the PDMS during evaporation and the subsequent differential thermal contraction of Au and PDMS, as discussed by Bowden et al. [15] . Figure 2(d) shows a microscope image (magnification 50 ) of the surface in (b), showing small flat domains with cracks or ripples separating them, consistent with [15] . At first we worked on sample-source separation and evaporation rate as parameters for controlling PDMS heating. We settled on a sample-source separation of ~ 7 cm, and found that the highest yield (around 50%) of useful (c)-like samples is obtained if the Ti is evaporated very slowly (~0.1 nm/s) and the Au is evaporated as fast as possible (> 1.2 nm/s). Later, we increased the source-sample separation of ~12 cm and mounted the sample on a water-cooled stage, which increased our yield of (c)-like samples to around 90 %.
3) The PDMS gate insulator: This is one of the more problematic aspects of the approach taken in [11] . Micron thickness PDMS layers are difficult to handle, and in particular, difficult to laminate over the gate layer without trapping small bubbles of air between the two PDMS films. This also requires a number of additional processing steps. Given that the insulator layers are created by spin-coating PDMS onto a silanized Si wafer in [11] , we decided to spin-coat the PDMS directly onto the PDMS stamp after gate deposition. To account for the slightly rougher surface, we increased the thickness of the insulator to ~10 m. This has the advantage of removing the need to thin the PDMS with solvent, but results in higher operating voltages for the FET. The unthinned PDMS is quite viscous and requires a two-stage spinning process to avoid streaking: we typically use 500 rpm for 30 sec followed by 3700 rpm for 1 min, with an overnight cure at room temperature to ensure the smoothest possible PDMS surface. A small square of thin PDMS film (cut from larger films made by spin-coating unthinned PDMS against a smooth, flat surface at 1000 rpm)) is laminated over a small part of the gate layer prior to spin-coating the insulator layer onto the stamp, and then removed immediately after to leave part of the gate metal exposed for making electrical contact, as can be seen in Fig.  1(a) and by close inspection of the bottom part of the stamp in Fig. 1(b) .
4) Other notable aspects of device fabrication:
The source and drain contacts are deposited on the cured PDMS insulator through an aligned shadow mask by thermal evaporation, and consist of 3 nm Ti / 40 nm Au. We grow our Rubrene singlecrystals using an adaptation of the technique pioneered by Laudise et al. [8] . Our crystals are grown using a 30 mL/min flow of high-purity Ar as the carrier gas and a source temperature of 300 C. The crystals deposit below 220 C forming hexagonal flakes with dimensions up to ~ 8 mm and thicknesses of order 0.1 mm, with a typical growth time of 24 hours we get 2-3 useful crystals (at least a few mm square in area) per growth run. The completed devices are produced by laminating a fresh Rubrene crystal against the stamp, as shown in Figs. 1(a,b) . 
C. Electronic Properties
The completed devices are connected to the external measurement circuit using probe needles, as shown in Fig. 1(c) . The device was measured using a Keithley 6517A electrometer to apply the source-drain bias V ds and measure the resulting source-drain current I ds , and a Keithley 2410 source-measure unit to apply the gate bias V g and monitor the gate leakage current I g . Measurements were performed in air at room temperature inside a light-tight grounded metal box. The OFETs we have measured have a large active region, with a channel length L = 2.6 mm and width W = 1.5 mm. The gate insulator is 10 m thick, with a measured capacitance C g ~ 0.25 nF/cm 2 . The gate leakage current was monitored throughout the measurements and did not exceed 3 nA.
In Fig 3(a) we show the source-drain characteristics (I ds vs V ds at different V g ), and in Fig. 3(b) the low-V ds transfer characteristics (I ds vs V g at different V ds ), for one of our rubrene/PDMS OFETs. A number of features are evident from this data. Our device is a p-type FET with conduction via holes, consistent with previous studies of single-crystal rubrene FETs [7, 10, 11] , and many other organic FETs [4] . However, in contrast to previous devices featuring solid dielectric/semiconductor interfaces, our device is not thresholdless [7, 10, 11] . By extrapolating the linear regions of the low-V ds transfer characteristics for different V g back to where they converge at I ds = 0 nA as shown in Fig. 3(b) , we obtain a threshold voltage V T = -9.1V. This threshold voltage is consistent with a doping density of 1.4 10 10 cm 2 . Given our samples are laminated and measured in air, we attribute this threshold to the presence of gaseous species adsorbed onto the crystal surface, in particular oxygen, which is a well-known ptype dopant for organic semiconductors [16] . We note that this behaviour is inconsistent with recent studies of rubrene FETs with air/vacuum as the gate insulator, where devices that had V T ~ 0 V in vacuum gained a positive threshold bias under air [13] , while devices that had a negative threshold bias due to free radical adsorption returned to thresholdless operation with exposure to air [17] . Finally, we note that neither the p-type doping nor the solid dielectric/crystal interface appear to adversely affect the mobility, which we measure as 7.6 cm 2 /Vs.
III. DISCUSSION AND CONCLUSIONS
In this paper we have presented an alternate way of making PDMS transistor stamps. Our aim was to try to simplify the process without compromising the quality of resulting devices. In particular, we have removed the need to prepare and use a silanised Si wafer for curing the stamps, and the need to handle a fragile micron thickness PDMS film and laminate it, bubble free against the PDMS stamp. We achieve this by using the top surface of a layer cured against a flat Teflon surface, and a spun-on PDMS insulator layer. We have also found that watercooling and controlled evaporation is key to achieving flat lowresistance metal layers. We find that despite the altered design, rougher PDMS surface and the lamination and measurement in air, we still achieve mobilities of order 10 cm 2 /Vs. Our device shows hole conduction with a threshold voltage of -9.1 V, corresponding to a doping concentration of 1.4 10 10 cm 2 , likely due to gaseous species such as oxygen adsorbed at the rubrene/PDMS interface.
